CLIPPEDIMAGE= JP402254747A

PAT-NO: JP402254747A

DOCUMENT-IDENTIFIER: JP 02254747 A

TITLE: CHIP PACKAGE

PUBN-DATE: October 15, 1990

INVENTOR-INFORMATION:

NAME

HAMAGUCHI, HIROYUKI

ASSIGNEE-INFORMATION:

NAME

NEC CORP

COUNTRY

N/A

APPL-NO: JP01077214

APPL-DATE: March 28, 1989

INT-CL (IPC): H01L023/52; H01L021/321

US-CL-CURRENT: 257/691

## ABSTRACT:

PURPOSE: To make it possible to use all leads connected to the peripheral part of a semiconductor component as leads for signal use by a method wherein power electrodes and grounding electrode are formed on the central part of the surface of the semiconductor component and a supply of a power supply and the ground is performed through the electrodes.

CONSTITUTION: A semiconductor chip 1 is installed facing the surface of a circuit to its lower side and power electrodes 4 provided closer to the central part of the circuit surface and pads 8 for power electrode use are connected to each other by soldering. Moreover, leads 3 are connected to pads 7 for lead

use provided on the periphery of the circuit surface of the chip 1 by thermocompression bonding. In short, a signal is transmitted in the order of the chip 1 ∼ bump electrodes 2 ∼ the leads 3 ∼ the pads 7 ∼ internal wirings 10. Moreover, a power supply and the ground are connected with the chip ∼ the electrodes 4 ∼ the pads 8 ∼ the wirings 10 and the power supply and the ground can be supplied to the chip 1. Thereby, all the leads can be used as leads for signal use.

COPYRIGHT: (C)1990, JPO&Japio

